|
|
|
|
|
|
|
| | Direct Transistor-Level Layout for Digital BlocksCell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks... | | |
|
|
Result Page: 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 |