|
|
|
|
|
|
|
| | | | Direct Transistor-Level Layout for Digital BlocksCell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks... |
|
|
Result Page: 162 161 160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 |